A random access memory (RAM) includes a plurality of sensing circuits. During a read operation, the RAM detects that one of the sensing circuits has sensed a binary digit. In response, the read operation is termi nated and an idle operation is initiated to provide a self-timing RAM. During a write operation, the data which is stored in a RAM cell is also sensed by one of the sensing circuits and the memory detects that one of the sensing circuits has sensed the stored data. In re sponse, the write operation is terminated and an idle operation is initiated. Self-timing read and write opera tions are thereby provided. 
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FIELD OF THE INVENTION
This invention relates to semiconductor memory devices and more particularly to high speed, high den sity, low power random access memories.
BACKGROUND OF THE INVENTION
Read/write memories, also referred to as Random Access Memories (RAM) are widely used to store pro grams and data for microprocessors and other elec tronic devices. The availability of high speed, high density and low power RAM devices has played a cru cial role in the price reduction of personal computers and in the integration of computer technology into consumer electronic devices.
A typical RAM includes a large number of memory cells arranged in an array of rows and columns. Each memory cell is typically capable of storing therein a binary digit, i.e. a binary ONE or a binary ZERO. Each row of the memory cell array is typically connected to a word line and each column of the memory cell array is typically connected to a pair of bit lines. Read and write operations are performed on an individual cell in the memory by addressing the appropriate row of the array using the word lines and addressing the appropri ate cell in the addressed row using the bit lines. Depend ing upon the signals applied to the bit lines, a write operation may be performed for storing binary data in the RAM or a read operation may be performed for accessing binary data which is stored in the RAM.
When read and write operations are not being per formed, the RAM is typically placed in an idle opera tion for maintaining the binary data stored therein.
RAMs are typically divided into two general classes, depending upon the need to refresh the data stored in the RAM during the idle state. In particular, in a Dy namic Random Access Memory (DRAM), the data stored in the memory is lost unless the memory is peri odically refreshed during the idle operation. In contrast, in a Static Random Access Memory (SRAM) there is no need to refresh the data during an idle operation, because the data stored therein is maintained as long as electrical power is supplied to the SRAM. In the pres ent state of the art, it is generally possible to fabricate higher density DRAM arrays than SRAM arrays be cause the individual memory cells of a DRAM include fewer transistors than the individual cells of an SRAM.
However, SRAMs tend to operate at higher speeds than DRAMs, because there is no need to refresh the data stored therein. Accordingly, both SRAMs and DRAMs are typically used in computer systems, with the SRAMs being used for high speed memory (often re ferred to as "cache" memory), while the DRAM is typically used for lower speed, lower cost mass mem ory.
Three general design criteria govern the performance of random access memories. They are density, speed and power dissipation. Density describes the number of memory cells that can be formed on a given integrated circuit chip. In general, as more cells are fabricated on a Very Large Scale Integration (VLSI) chip, cost is reduced and speed is increased. The performance of random access memories is also limited by the power consumption thereof. As power consumption increases, more sophisticated packaging is necessary to allow the integrated circuit to dissipate the high power. Moreover, high power circuits require expensive power supplies, and limit applicability to portable or battery powered devices.
Finally, speed is also an important consideration in the operation of a random access memory because the time it takes to reliably access data from the memory and write data into the memory is an important parame ter in the overall system speed. It will be understood by those having skill in the art that the parameters of speed, density and power dissipation are generally interrelated, with improvements in one area generally requiring tra deoffs in one or more of the other areas.
In designing high density, high speed, low power random access memories, two general design areas may be pursued. The first is the design of the memory cell itself. For example, in a static random access memory, improved memory cell designs can permit high speed memory operations at low power consumption. One such improved design is described in copending appli A second major area in designing a high speed, high density, lower power randon access memory is the design of the supporting circuits which allow reading of data into, writing of data from, and operational control of, the random access memory array. These circuits for reading, writing and controlling the operation of the RAM cell array are often critical limitations in the de sign of a high speed, high density, low power random access memory.
One particular criticality in the design of random access memory is the sense circuitry which is used to detect a binary ONE or binary ZERO from one or more cells in the random access memory during a read operation. Known sensing designs are slow, power hungry, and have consumed a disproportionate amount of chip "real estate' (area). In particular, a linear analog sense amplifier is typically used to amplify the signal from a selected cell in the memory in order to detect a binary ONE or binary ZERO, which is typically repre sented by a particular voltage level at the output of a selected cell.
In order to properly sense one of two voltage levels at the output of a particular cell, linear analog sense amplifiers typically require a reference or bias voltage, High gain, high speed linear sense amplifiers have reduced tolerance for imbalance, thereby decreasing the number of cells that can be coupled to the sense amplifier and further limiting the density of the memory array. The linear sense amplifier also limits the speed of the memory because linear sense amplifiers are limited by a given gain-bandwidth product, so that the higher the gain required, the slower the speed of the linear sense amplifier and vice versa.
Since linear sense amplifiers consume high power, many memory designs deactivate the sense amplifiers when a read operation is not being performed. Unfortu nately, deactivation reduces the speed of the memory device because the sense amplifiers must be reactivated prior to a read operation.
Finally, at some point during the linear amplification of a read signal, the linearly amplified signal must be nonlinearly converted into a binary ONE or ZERO. Accordingly, the output of a sense amplifier is typically coupled to a latch, to thereby produce one or the other binary state. See for example U.S. Pat. No. 4, 843, 264 to Galbraith entitled Dynamic Sense Amplifier For CMOS Static RAM, and U.S. Pat. No. 4, 831, 287 to Golab entitled Latching Sense Amplifier. Unfortu nately, sense amplifiers which include a combination of a linear analog sense amplifier and a nonlinear latch are complicated and are difficult to accurately control for high speed operation.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide an improved sense circuit for use in a memory.
It is another object of the invention to provide a sensing circuit which is capable of sensing binary data at high speed and with low power dissipation.
It is yet another object of the invention to provide a high speed, low power random access memory design.
These and other objects are provided according to the present invention by a Differential Latching In verter (DLI) which is responsive to the voltage on a pair of differential inputs thereto. The Differential Latching Inverter (DLI) may be connected to a pair of bit lines in a memory array, for sensing the binary state of the state of a selected memory cell. When one of the input signals to the DLI rise above a predetermined threshold, the DLI is responsive to a small differential component between the signals applied thereto to rap idly latch the output of the inverter to one logical state or another. For example, in a memory using five volt and ground reference voltages, when an input signal to the DLI is above one volt, and an input differential of at least two millivolts is present between the input signals, the DLI rapidly latches up to a first or a second logical value depending upon which of the inputs has the higher input differential.
The Differential Latching Inverter of the present invention may be implemented using a minimal number of field effect transistors, as described below, and does not require the generation of a separate reference volt age or require high gain analog linear sense amplifiers for operation. Accordingly, high speed, low power, high density sensing of signals stored in a random access memory is provided.
A The first and second skewed inverters of the present invention are cross coupled by connecting the input of the first inverter to the output of the second inverter and the input of the second inverter to the output of the first inverter, to thereby create a latch. A first bit line is connected to the input of the first inverter and a second bit line is connected to the input of the second inverter.
The The skewed transfer function, first and second com plementary inverters of the DLI may be produced by controlling the dimensions of the complementary FET transistors of the skewed inverters so that the product of the square channel saturation current and the ratio of channel width to length of the FETs of a first conduc tivity type is substantially greater than the product of the square channel saturation current and the ratio of the channel width to length of the FETs of the second conductivity type. Preferably, the products of the square channel saturation current and the ratio of chan nel width to length differ by a factor of ten. In a particular embodiment of the DLI, a pair of pull-up FETs may also be provided, with the controlled electrodes (source and drain) of a first pull up FET being connected between the first reference voltage and the output of the first complementary FET inverter, and the controlled electrodes of a second pull-up FET being connected between the first reference voltage and the output of the second complementary FET inverter. The controlling electrode (gate) of the first pull-up FET is connected to the output of the second comple mentary FET inverter and the controlling electrode of the second pull-up FET is connected to the output of the first complementary FET inverter. These cross coupled pull-up FETs increase the latching speed of the DLI.
The output of the first and second complementary inverters may be coupled to a third and a fourth com plementary FET inverter, respectively. The third and fourth inverters produce an inverter voltage transfer 5,424,980 5 function which is symmetrical between the first and second reference voltages. The outputs of the differen tial latching inverter are the outputs of the third and fourth complementary FET inverters.
The DLI may also include a second pull up circuit, which is connected to the outputs of the first and second skewed transfer function inverters, for rapidly pulling the outputs of the first and second inverters to the first reference voltage (Vdd), and thereby pulling the outputs of the third and fourth symmetrical transfer function inverters to the second reference voltage (ground) in response to an input signal applied thereto. The input signal is applied immediately upon a successful data read, or immediately upon verification of a successful data write, to rapidly bring the DLI to the third (reset) state and prepare the DLI for a next read or write oper ation. External clock timing is not required. Rather, the reset set is initiated internally, upon completion of a read or write operation.
The Differential Latching Inverter of the present invention may be used in a high speed, high density, low power random access memory architecture as follows. An array of memory cells is arranged in a plurality of Accordingly, during an idle operation each of the primary bit line pairs is referenced to VDD and each of the signal bit line pairs is referenced to ground. All of the DLIs are in their third or reset state. In order to read, the signal bit lines are decoupled from the second voltage reference source (ground) and the primary bit lines remain coupled to the first voltage reference source (VDD). A word decoder selects a given row. A bit decoder couples a primary bit line pair in a selected column to its associated signal bit line pair. The amount of voltage delivered to one bit line or the other of the selected primary bit line pair drops more rapidly than the other due to the current conducted by one of the memory cell pass transistors, as controlled by the state of the selected memory cell being read. This current differential translates to a voltage differential on one or the other of the signal bit lines of the associated signal bit line pair. When the voltage differential on one of the signal bit lines exceeds the DLI's threshold voltage, the DLI will rapidly latch into one or the other state de pending on the signal bit line which had the higher voltage. Accordingly, high speed sensing of data read from a random access memory is provided with mini mal supporting circuitry.
The outputs of all of the DLIs may be directly con nected to a pair of OR gates, with the output of one OR gate signifying that a logical ONE has been read and the output of the second OR gate signifying that a logical ZERO has been read. Connection of all of the DLIs to a single OR gate for reading is possible because all of the DLIs which are not being read are in their third or reset state with both outputs thereof at ground poten tial. The output of the activated DLI may be placed in a read register and provided as the memory output.
Once a DLI has been latched and the data has been read, the memory is rapidly restored to the idle state by pulling the active DLI back to its idle state. The signal bit lines are recoupled to ground, the primary bit lines remain coupled to VDD and the signal bit lines and primary bit lines are decoupled from one another. Ac cordingly, a self-timing operation is provided.
In a write operation, a word decoder selects a given row, a selected pair of primary bit lines is decoupled from VDD by a decoded write gate, and one selected primary bit line pair is coupled to an appropriate signal bit line pair. One of the signal bit lines is clamped at a LOW level thereby forcing the associated primary bit line towards ground. This forces one side of the selected memory cell towards ground while holding the other side to greater than VDD/2, thereby storing data into the selected RAM cell. At the same time, the data writ ten into the selected memory cell is also read by the associated DLI as described above. The successful read causes the memory to be reset in its idle state as de scribed above.
According to another aspect of the present invention a circuit may be used with the DLI and memory archi tecture described above, to detect an address change at the memory input and initiate a read or write operation. The address change detection system uses a transition detection delay unit for each address bit of the memory.
The transition delay unit is responsive to a change in its associated address bit to provide a clock output pulse of predetermined duration.
The transition detection delay unit comprises a latch which is coupled to the associated address bit, and a pair of Delay Ring Segment Buffers each coupled to a re spective output of the latch. The design and operation of the Delay Ring Segment Buffer is described in co pending application Ser. No. 07/497,103 entitled High Speed Logic and Memory Family Using Ring Segment Buffer by the present inventor Albert W. Vinal, as signed to the assignee of the present invention, the dis closure of which is hereby incorporated herein by refer ence. The output of the delay ring segment buffer is provided to cascaded NAND gates to form the output of the transition detection delay unit.
The outputs of all of the transition detection delay units are provided to an OR gate which is preferably a Complementary Logic Input Parallel (CLIP) OR gate, as described in application Ser. No. 07/648,219 entitled Complementary Logic Input Parallel (CLIP) Logic Circuit Family by the present inventor Albert W. Vinal and assigned to the assignee of the present invention, the disclosure of which is incorporated herein by refer ence. The output of the CLIP OR gate provides an indication of an address change. Accordingly, the tran sition detection delay unit uses simple circuitry to detect an address change, with less time delay than known address change detection circuits. Similar transition detection is employed to detect a chip select active transition and a write enable transition. The outputs of these transition detect delay units are also coupled to the CLIP OR gate, and are also used to activate the memory cycle.
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Once a change in the address has been detected, or a chip select or write enable signal has been detected, internal timing of the memory may be provided by a series of Delay Ring Segment Buffers. The Delay Ring Segment Buffers provide the required timing signals to word and bit decoders and the DLIs as described above. Once the data has been read, or data has been written and verified, the timing circuitry generates a reset signal to rapidly place the memory in the idle state.
Self-timing of memory operations is thereby provided.
It will be understood by those having skill in the art that the Differential Latching Inverter of the present invention may be used in conjunction with other mem ory architectures than described herein. Similarly, the memory architecture described herein may be used with sensing circuits other than the Differential Latch ing Inverter. Finally, the unique control circuits such as the address detection change circuits and the timing circuits using ring segment buffers, may be used to control memories other than those described herein.
However, it will be also be understood by those having skill in the art that the unique combination of the DLI, memory architecture and supporting control circuitry described herein provides a high density, high speed random access memory with very low power dissipa The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which a preferred embodiment of the in vention is shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiment set forth herein; rather, this embodiment is provided so that this disclo sure will be thorough and complete, and will fully con vey the scope of the invention to those skilled in the art. Like numbers refer to like elements throughout.
The design and operation of the random access mem ory of the present invention will be described by first describing the Differential Latching Inverter (DLI). The overall architecture of the memory array including the Differential Latching Inverter will then be de scribed, followed by the operation of the memory dur ing idle, read and write cycles. The control circuits for performing the read, write and idle operations will then be described.
Differential Latching Inverter
Referring now to FIG. 1, a Differential Latching Inverter (DLI) according to the present invention will now be described. As shown in FIG. 1, DLI10 includes a pair of cross coupled, skewed transfer function com plementary field effect transistor inverters 11, 11". The manner in which the skewed transfer function inverters are designed will be described below. When the input signals on one of bit lines 20 or 20' rise above the DLI's threshold voltage, and a small differential signal compo nent, for example at least two millivolts, is present, a binary output latchup condition rapidly occurs that produces a binary ONE value at one of output terminals 27, 27 of the DLI and a binary ZERO value at the other one of output terminals 27, 27" of the DLI. The binary signal state of the selected RAM cell being read is deter mined by which output terminal 27, 27" of the DLI is skewed complementary inverters 11, 11' are cross cou pled, with the output 13 of inverter 11 being connected to an input of inverter 11' and the output 13 of inverter 11' being connected to an input of inverter 11.
It will be understood by those having skill in the art that skewed complementary inverters 11, 11 may be formed using a pair of complementary (i.e. N-channel and P-channel) field effect transistors, with the inverter input being the gates of the transistors and the sources and drains of the transistors being serially connected between power supply and ground, and the inverter output being the connection node between the field effect transistors. However, a preferred embodiment of the skewed inverters 11, 11" is as illustrated in FIG. 1.
As shown, each inverter comprises a first conductivity (P-channel) transistor 21, 21' and a pair of second con ductivity (N-channel) transistors 22, 22' and 23, 23, respectively. The controlled electrodes of these transis tors (drains and sources) are serially connected between the power supply 14 and ground 15. The gates of tran sistors 21 and 22 are coupled to bit line 20 and the out put of the inverter 13 is the connection node between 5,424,980 Similar connections apply to inverter 11'. In order to cross couple the inverters, the output 13 of inverter 11 is coupled to the gate of transistor 23' and the output 13' supply voltage 14 and a respective output 13, 13' of the skewed inverter 11, 11'. As shown, the gate of one transistor 30, 30' is connected to the respective bit line 20, 20' and the gates of the other transistors 31, 31' are coupled together to form a memory operation (MOP) input 28. The operation of this MOP input will be de scribed in detail below. Briefly, during read or write operation, the MOP input 28 is high so that it doesn't effect operation of the DLI. However, at the conclusion of a read or write operation, the MOP input 28 is brought LOW to turn on the pull-up circuit 29, 29, and rapidly force nodes 13, 13 to VDD, thereby forcing DLI outputs 27, 27' to ground. Referring now to FIG.2, the inverter transfer func tions of symmetrical inverters 16, 16 and skewed in verters 11, 11' are shown. As shown, the output volt ages (at nodes 13, 13) of the skewed inverters 11, 11' are skewed towards the second reference potential 15 (i.e. ground) relative to the input voltages thereof (at nodes 12, 12). In particular, for reference voltages of 5 volts and ground, the output voltages of skewed inverters 11, 11' rapidly change state at an input voltage of about one volt. Stated differently, the output voltage is skewed by a factor of 2 less than a symmetrical inverter. This contrasts with the inverter transfer function of the sym metrical inverters 16, 16, the output voltages of which (at nodes 18, 18) Left hand skewing of inverters 11, 11' accomplishes two primary results. First, it allows DLI 10 to sense a voltage differential on bit lines 20, 20 immediately after one of the bit lines rises above the noise level. Sensing not need to wait until the bit lines rise to half the power supply voltage. Second, it causes the slope (voltage gain) of the transfer function at the skewed switching point to be much higher than it is at the midway point. Left hand skewing of the voltage transfer function of inverters 11, 11" is accomplished by making the product of the N-channel transistor (22, 22, 23, 23 ) maximum square channel saturation current (IsatN) and the channel width-to-length ratio of the N-channel transis tors substantially larger than the product of the P-chan nel square channel saturation current (I'satP) and the channel width-to-length ratio of the P-channel transis tors 21-21. It will be understood by those having skill in the art that the square channel saturation current is the maximum current which can be produced by a channel having equal length and width. The square channel saturation current is proportional to the value of the carrier mobility in the respective transistor; i.e. the electron mobility in the N-channel transistor and the hole mobility in the P-channel transistor. Since the channel lengths of all FET transistors in a typical inte grated circuit are generally made equal, above the rela tionship may be generally represented as:
Preferably the product of saturation current and chan nel width of the N-channel devices is made ten times greater than that of the P-channel devices. For silicon devices having equal channel lengths, the relative chan nel widths of the P-channel devices 21, 21' and the N-channel devices 22, 22, 23, 23' are shown in FIG. 1 inside the respective transistors. These channel widths can be scaled to any desired groundrules.
As also shown in FIG. 2, inverter 16, 16' has a sym metrical voltage transfer function. This is obtained by making the product of the square channel saturation current and the width-to-length ratio of the P-channel transistors substantially equal to that of the N-channel transistors. Since for silicon, the P-channel transistor has a square channel saturation current about half that of a N-channel transistor, the symmetrical transfer func tion is obtained by making the channel the P-channel 
Differential Latching Inverter Operation
Operation of the Differential Latching Inverter (DLI) 10 of FIG. 1 will now be described. In general, when the input signal on one of bit lines 20, 20" rises above the DLI's threshold voltage, the DLI outputs 27, 27 rapidly latch to represent one or the other binary signal state. Specifically, when one of the signals on the bit lines 20, 20' is above the threshold voltage of the DLI, and a small differential signal component, for example of at least two millivolts, is present, a binary output latchup condition rapidly occurs that produces a binary ONE signal at one output terminal 27, 27" of the DLI and a binary ZERO (down) signal at the other output 27, 27 of the DLI. The binary signal state of the selected memory cell being read is determined by which output terminal 27, 27" of the DLI is HIGH. For exam ple, when output 27 goes up to VDD, a binary ONE has been read from memory, and when output 27 goes up to VDD a binary ZERO has been read from memory.
The DLI has a third or reset state that occurs when both outputs 27 and 27" are at DOWN level (i.e. at or near ground level). The third state is automatically set when the bit lines 20, 20' are both at or near ground potential. When the DLI is not being called to read or write, both of the bit lines 20, 20' are placed at ground potential so that both output terminals 27, 27' are at 5,424,980 11 LOW output state, i.e. at ground. It will be understood by those having skill in the art that substantially no DC power is dissipated by DLI10 in any of the three stable states. Minimal power is dissipated only during the switching interval; i.e. when switching from one state to 5 another. The amount of power dissipated is a function of the switching frequency.
During a read operation, a selected bit line pair is coupled to a single memory cell selected by a word line. Once coupled together, the voltage on bit lines 20, 20' 10 both ramp-up from ground. However, the ramp-up rate is faster on one bit line than the other bit line as a func tion of whether the selected memory cell is storing a binary ONE or ZERO.
It will be recalled that the inverter transfer function 15 of inverters 11, 11" is skewed towards ground potential. For example, voltage level transfer may occur at around one volt. Accordingly, assume that the voltages on bit lines 20 and 20' are increasing from ground, but that the voltage on bit line 20 is increasing from ground 20 at a slightly faster rate due to the binary value stored in the selected RAM cell. When the voltage on bit line 20 exceeds one volt, the output 13 of inverter 11 rapidly switches LOW (to ground potential), forcing the output 13' to remain HIGH (near VDD). Since output 13 is at 25 ground potential, the input to cross-coupled transistor 23' is also at ground potential turning off transistor 23 and thereby forcing node 13' to VDD. Accordingly, latch-up rapidly occurs.
In summary, the DLI includes a feedback mode of 30
operation which results in a high gain rapid latching condition determined by the imbalance in input (bitline) ramp-up voltage rates. A two millivolt difference be tween the input signals above threshold is sufficient to cause the desired latch-up state. The sensitivity of the 35 DLI to the RAM cell state to induce a differential signal component during a read cycle is primarily due to the heavily left hand skewed voltage transfer function in the inverters 11, 11.
The first pull-up circuit 19 increases the latch-up 40 speed of DLI10. In particular, if bit line 20 first exceeds threshold and the output 13 of skewed inverter 11 is first forced to ground, transistor 26 of pull-up circuit 19 is turned on, thereby also rapidly bringing (or holding) node 13' to VDD. Since node 13' is HIGH, transistor 2645 is turned off and does not pull node 13 up. Accordingly, pull-up circuit 19 increases the speed at which latch-up OCCU.S.
It will be assumed for the present that MOP input 28 is at HIGH logic level so that transistors 30, 30', 31 and 50 31' are off and the second pull-up circuits 29, 29' are not operational. Second pull-up circuits 29, 29' are used to restore the third or reset state of the DLI at the conclu sion of a read or write operation, as will be described in detail below. 55
It will also be understood by those having skill in the art that symmetrical inverter 16, 16 may be used to provide an output 27, 27' for the DLI which is a TRUE output (as opposed to a COMPLEMENT output) of the sensed signal. In other words, if the voltage in bitline 20 60 increases faster than 20', the latchup will force output 27 HIGH and 27 LOW. It will also be understood that inverters 16, 16 should have a symmetrical voltage transfer function so that they latch up rapidly when output nodes 13, 13 of the skewed inverters change 65
State.
Referring now to FIGS. 3A-3D, the above described operation is illustrated. Voltage wave forms for the bit 12 lines 20 and 20, and the outputs 27, 27" of the skewed inverters 11, 11 are shown. As shown in the first time interval for FIGS. 3A-3D, when the input on bit lines 20, 20' are below about one volt, the outputs 27, 27' remain at ground. However, as shown in the first time interval of FIG. 3A , when the voltage on bit line 20' is greater than about one volt and exceeds the voltage on bit line 20 by about two millivolts, line 27" rapidly latches to 5 volts and the slight rise in line 27 is immedi ately suppressed by the feedback condition. During a data read operation latchup occurs in about 1.65 nano seconds from the start of the word pulse, using 0.8 mi cron groundrules. The second time interval of FIGS. 3A-3D illustrates the latchup of output 27 in response to the voltage on bit line 20 being higher than that of bit line 20'. After sensing of the stored data occurs, the voltage on both outputs are rapidly brought to ground by operation of the MOP input 28 which will be de scribed below.
Memory Architecture Incorporating The DLI Having described the design and operation of the DLI, a high speed, low power, high density memory architecture which uses the DLI will now be described. This architecture will be described relative to an SRAM, however it will be understood by those having skill in the art that the architecture may also be used in The choice of the number of signal bit line pairs de pends on several factors. In particular, it has been found that the total capacitance which loads the primary bit lines 44 should be equal to or greater than the total capacitance loading the signal bit lines 45. The total capacitance which loads the signal bit lines 45 is primar ily due to the diffusion capacitance of the coupling transistors which couple the primary and signal bit lines, as described below. It has been found that this loading capacitance should be minimized to achieve the maximum memory clock rate and minimum data access time and is inversely proportional to the number of DLI 5,424,980 13 10 used to configure the system. Finally, the relation ship between m (the number of rows), n (the number of columns), and p (the number of DLIs) will also depend on the overall configuration of the RAM 40.
Continuing with the description of FIG. 4 , a DLI10a ... 10p is connected to a respective signal bit line 45a . . . .45p. First, second and third coupling means, 46, 47 and 48 respectively, are used to selectively couple the primary bit lines 44 to the first reference potential 14 (VDD), to selectively couple the signal bit lines 45 to the second reference potential 28 (ground), and to selec tively couple the primary bit lines 44 to the signal bit lines 45. In particular, the first coupling means com prises n pairs of P-channel transistors 49a, 49a'-49n, 49n' for coupling a respective primary bit line 44a, 44a'. . . 44n, 44n' to VDD under control of gate inputs 51a-51n. Second coupling means 47 comprises p pairs of N-channel FETs 52a, 52a'-52p, 52p', each of which couples a respective signal bit line 45a, 45a'-45p, 45p' to ground 28 under control of gate 53. Finally, third cou pling means 48 is seen to include P-channel transistors 54a, 54a'-54n, 54n' for coupling a primary bit line 44a, 44a'-44n, 44n' to a respective signal bit line 45a, 45a '-45p, 45p' under control of gate 55a-55n. An N-chan nel transistor 56a, 56a'-56n, 56n' also couples a respec tive primary bit line 44a, 44a'-44n, 44n' to a respective signal bit line 45a, 45a'-45p, 45p' under control of gates 57-57. As will be seen from the operational description be low, the first coupling means 46 couples the primary bit lines to VDD during the idle operation and during the read operation and decouples at least one of the primary bit line pairs from VDD during a write operation. The second coupling means 47 couples the signal bit lines to ground during the idle operation and decouples the signal bit lines from ground during a read operation and a write operation. The third coupling means 48 couples the primary bit lines to the signal bit lines during a read and write operation and decouples the primary bit lines and signal bit lines from one another during an idle operation. In particular, P-channel transistors 54 couple the primary bit lines to the signal bit lines during read operation and N-channel transistors 56 couple the pri mary bit lines to the signal bit lines during a write opera tion.
Operation of the Random Access Memory
The detailed operation of the random access memory 40 (FIG. 4) will now be described. The idle state will first be described followed by the read state and then the write state.
During the idle state, a LOW logic level is provided to gates 51 of first coupling means 46 to turn all of transistors 49 on and thereby place the primary bit lines 44 at the power supply level VDD. At the same time, a HIGH logic level is provided to input 53 to turn on second coupling means 47, and thereby couple all of the signal bit lines 45 to ground. A high logic level is ap plied to inputs 55 and a low logic level is applied to inputs 57 to thereby turn transistors 54 and 56 off and thereby decouple the primary bit lines 44 from the sig nal bit lines 45. Finally, since all of the signal bit lines 45 are at ground, all of the DLIs 10 are in their third or idle state with all of the outputs 27 and 27" being at ground potential. No DC power is consumed by the circuit during the idle state.
During It should be noted that FETs 54 are connected as current controlled devices, the current through which is controlled by their source voltage. Accordingly, the primary bit line which is at a higher voltage will pro duce more current to pull up the signal bit lines, than the primary bit line which is at a lower voltage. Since the selected RAM cell current tries to discharge one or the other side of the primary bit lines 44, 44, the voltage of one of the primary bit lines drops from VDD at a rate faster than the other, depending on the state of the output of the DLI is rapidly latched to a ONE or ZERO. In other words, either output 27 goes HIGH and 27 goes LOW or output 27' goes HIGH and 27 goes LOW.
As described in detail below, the outputs 27 of all of the DLIs may be gated (ORed) together because all of the DLIs which are not active are in their third state. Accordingly, the output of the activated DLI may be placed in a read register and provided as the chip out put, as described in detail below.
Once a DLI has been latched and the data has been read, the RAM is rapidly restored to the idle state by activating the MOP input 28 (FIG. 1) with a logic LOW signal, to immediately pull the DLI back to its idle state. At the same time, once the data has been read, a HIGH signal is applied to input 53 to thereby reacti vate second coupling means to return the signal bit lines to ground and a HIGH signal is applied to input 55 to decouple primary bit lines 44, 44 from signal bit lines 45, 45. Once this has occurred, the MOP input 28 is again brought HIGH to disable the second pull-up cir cuit 29 because the DLI is now in the reset state. The operation of the control circuits for restoring the RAM after a read operation will be described in detail below.
From the above description it may be seen that the read operation is self-timing. In other words, once the data has been read, the RAM resets itself to the idle state without the need for a reset clock pulse. Accord ingly, speed is not hampered by clocking requirements, and operations can occur as fast as possible consistent with reliable reading of data. The DLI also provides reliable reading of data at high speed, so that high speed operation of RAM 40 may be obtained.
-
In the write operation, a selected one of inputs 51a-51n is placed HIGH by a column decoder to thereby deactivate the associated first coupling means 46 and thereby decouple the associated pair of primary bit lines 44, 44 from VDD. A HIGH logic signal is ap plied to select one of inputs 57a-57n to thereby couple the selected primary bit lines 44, 44 to the appropriate 5,424,980 15 signal bit lines 45, 45. One of the signal bit lines is clamped at LOW level which thereby forces one of the selected primary bit lines to ground. This forces one side of the selected RAM cell to ground and causes the other side to go up thereby storing data in the selected cell. During the write operation, transistors 54 are main tained off and transistors 52 are turned off to decouple the signal bit lines from ground. After the write opera tion is successfully performed, the written data is auto matically sensed by the associated DLI, and the mem ory is reset as described above for the read operation. The operation of the control circuits for restoring the RAM after a write operation will be described in detail below.
Having described the general operation of the RAM of the present invention, the detailed circuitry for con trolling the operation of the RAM will now be de Vinal and assigned to the assignee of the present invention, the disclosure of which is incorporated herein by reference. Conven tional cascaded OR gates may also be used; however, as described in the aforesaid copending application, a sin gle CLIP-COR gate can handle large numbers of inputs at high speed and low power. As shown, the output 64 of TRAM cell 62 is coupled to a ring segment buffer 65 having four stages, to allow the output of the TRAM cell to rapidly drive off-chip or on-chip load capacitance with a specified voltage rise and delay time. During a write interval, transistors 67, 67" and 71 provide means for controlling the binary state written into a selected RAM cell. A RAM cell selection occurs at the intersection of a selected word line 42 and a se lected primary bit line pair 45 (FIG. 4) . The gate input terminals of transistors 67, 67, are coupled through a logic AND gate (not shown), to the ONE and ZERO output terminals respectively, of a binary data input FIG . 6 illustrates the data input register 70. As shown, a data input 76 to the RAM array is coupled to a transfer memory output cell 73, the ZERO output of which is coupled to a first ring segment buffer 74 and the ONE output of which is coupled to a second ring segment buffer 74 to produce a ZERO output 72 or a ONE output 72 which is coupled to the input 72, 72 of FIG. 5. The ring segment buffer is described in the aforesaid application Ser. No. 07/497,103. It allows a given load to be driven, with a predetermined rise time, and minimum delay.
The data input register circuit 70 allows a slow rise time input to be converted into fast rise time TRUE and COMPLEMENT outputs, with a minimum delay. Ac cordingly, the circuit of FIG. 6 may also be used to buffer slow rise time RAM inputs (such as address or select inputs), for use in the RAM array. Continuing with the description of the write opera tion, and referring again to FIG. 4 , assume that a partic ular primary bit line pair 44, 44 is decoded and acti vated by bit line decoder. Transistors 49, 49' of this bit line pair are turned off during a write cycle by selecting the appropriate input 51 via the bit line decoder. Appro priate decoded coupling transistors 56, 56 are turned on. One side or the other of a signal bit line pair 45, 45 is clamped to ground by the data input register via transistors 67, 67 (FIG. 5) . This causes the associated transistor 56, 56' (FIG. 4) to pull down one primary bit line 44, 44 towards ground potential. The unclamped signal bit line rapidly rises in voltage until the sum of this voltage and the drop in the primary bit line voltage equals the power supply voltage VDD. Preferably, the RAM cell design allows the increase in the unclamped signal bit line voltage to be equal to the decrease in the primary signal bit line voltage.
During a write cycle, one of m word lines 42 is also turned on by row decoder 43 (FIG. 4) , applying gate voltage to the pass transistors of the RAM cell. The selected RAM cell pass transistors thereby couple the potential of the primary bit lines to or from a common signal point in the RAM cell. During write, the primary bit line that is driven to near ground potential sets the state of the selected RAM cell. When the state of the selected RAM cell is set, the MOP gate generator de scribed below is terminated along with the write gate 68 (FIG. 5) During the write interval, the rising potential of the unclamped signal bit line rapidly causes the associated DLI to respond to this signal voltage when it exceeds the threshold voltage of the DLI. The binary state writ ten into the RAM cell is therefore also transmitted to the output TRAM 62 (FIG. 5) and presented to the output 66, as described above for the read operation, allowing error detection functions to be performed. It will be understood by those having skill in the art that the simultaneous sensing of the signal voltage written into the selected RAM cell during a write operation allows the RAM to terminate the write operation with out the need for external clocking. Resetting of the RAM after a write or read operation will be described below.
Memory Operation (MOP) Timing Control Referring now to FIG. 7 , the circuitry for controlling the timing of a read and write operation, collectively referred to as a memory operation (MOP) is shown. This circuitry generates a MOP signal which is used at various portions of the RAM architecture as previously described. Activation of the MOP signal initiates a read or write operation, and deactivation of the MOP signal terminates the read or write operation, as described below. By generating an internal MOP signal, and using the MOP signal to control the timing of read and write operations, the memory operation is independent of an external clock. System power is dissipated only during the MOP interval, and is primarily related to the switch ing power; i.e. it is proportional to capacitance times voltage squared times the switching frequency. When the MOP gate is off, the only power dissipated by the system is due to transistor leakage current. None of the circuits within the system dissipate standby power when the memory is not functioning in a read or write mode, regardless of whether the chip select is active or not. A low power, high speed memory is thereby pro vided.
Moreover, since the memory creates its own timing signals for read and write operations, all timing and logic functions within the memory are automatically temperature compensated, allowing the RAM to reli ably operate over a broad range of temperatures. At high temperatures, the maximum access rate is lowered from room temperature due to the reduced current capabilities of the transistors. At low temperatures, the maximum access rate is increased above the room tem perature value due to the increased current capabilities of the transistor.
Referring again to FIG. 7 , the read/write operation timing circuitry 80 is controlled by a TRAM cell 82 comprising a pair of cross-coupled inverters and a pair of pass transistors of well known design. This TRAM cell is turned on and the output 83 thereof goes HIGH when an address change detection system issues an address change detection clock pulse on input 85, upon detecting a change in the input address. This TRAM cell is also turned on when a chip select transition going active, or a write enable transition going active, is de tected by a TDLU discussed below in connection with The output 83 of RAM cell 82 is coupled to a ring segment buffer 86, the output of which is coupled to a group of ring segment buffers 84. These ring segment buffers provide the mechanism for driving the total load capacity associated with the clock lines and the system logic cells such as the bit and word address decoding drivers and the DLI sensing systems. These ring seg ment buffers also provide the proper delay for timing the various internal circuits in the RAM, as described below.
As shown in FIG. 7 , five delay ring segment buffers 84a-84e are used, however other numbers of ring seg ment buffers may be used in other memory architec tures. Ring segment buffers 84a and 84b are used to clock the bit decoders (not shown) for the primary bit line pairs, and ring segment buffers 84c and 84d are used to clock the row decoder 43 (FIG. 4) . The input stage of each of ring segment buffers 84a-84d comprise a two input CMOS NAND gate. One of the input gate electrodes of this NAND gate is driven by the appropri ate output of the high order bit of them bit word and n bit address registers. The other input is driven by the MOP gate. This NAND gate permits segmenting the total number of row and column selects of the RAM into at least two halves. The first half contains m/2 low order addresses and n/2 high order addresses. Accord ingly, clocking in high order groups is inhibited when addressing low order group selection and vice versa. This procedure eliminates dissipating unnecessary switching power during a read or write memory cycle and simplifies the design of the clock driver. However, it will be understood by those having skill in the art that the word and bit decode functions need not be divided into groups.
The output of delay ring segment buffer 84e is pro vided to the DLI input 28 (FIGS. 1 and 5) and to the clockinputs of the CLIP-COR circuits 75,75' (FIG. 5) . Accordingly, after a predetermined period from the time an address change is detected, the DLI input 28 is Still referring to FIG. 7 , two input CMOS OR gate 88 is driven by the outputs 77, 77 of the p-input CLIP-C OR gates 61, 61' (FIG. 5) . The reset output 81 of this OR gate resets TRAM 82 and thereby resets each ring segment buffer 84 after the predetermined delay of each ring segment buffer. After a RAM cell has been read (either during a read cycle or at the end of a write cycle) one or the other p-input CLIP-COR gates 61, 61' (FIG.  6) will deliver a logic HIGH voltage at output 71 or 71", to signal completion of the intended operation. In other words, a DLI has properly stored a bit value which was read or has properly stored a bit value which was writ ten to confirm that writing has taken place. When this event occurs, the MOP gate is no longer required and is automatically terminated by action of the MOP gate reset driver 88. All clock drivers subsequently shut down within the propagation delay time of the ring segment buffers 84.
In particular, ring segment buffers 84a and 84b shut down the bit decoders and ring segment buffers 84c and 84d shut down the word decoders 43 (FIG. 4) . Ring segment buffer 84c terminates the MOP signal which shuts off CLIP-C OR gates 61, 61' (FIG. 5) and also causes second pull-up circuits 29, 29' (FIG. 1) to rapidly bring DLI10 to its reset state (both inputs at ground). A memory operation (read or write) is thereby automati cally terminated.
From the above description it may be seen that the feedback shutdown control of the MOP gate generator automatically accommodates broad thermal environ ments that the RAM may experience, since MOP shut down occurs only after a read or write function comple tion has been detected by the DLI. In other words, the MOP gate is initiated when either an address change, chip select or write enable is detected, indicating that a read or write operation is to begin, and is automatically terminated once the proper read or write function has been completed. When neither a write or read function is required, the MOP gate is off and remains off until turned on again by the output of the change detector. The address change detector operation will be de 
Address Change Detection System
In general, a random access memory can begin a memory operation (i.e. a read or a write operation) by detecting a change in at least one of the input address bits. In a conventional address change detection system, the time required to detect a change in the input address can significantly slow the memory cycle time. Accord ing to the invention, an improved address change detec tion system detects a change in an input address in mini mum time. The system uses a transition detection logic unit (TDLU) which is shown in FIG. 8 . Prior to de scribing the TDLU, a conventional address change detection system will be described.
There are three basic elements required in a conven tional address change detection system. The first is a latch which is used to increase the rise time of the input address bit. Using the example of a memory with m rows and n columns, a total of m--n latches are re sive OR circuit will provide an output whenever the previous address bit and the present address bit are different. Finally, all of the exclusive OR gate outputs are ORed together, to provide a HIGH logic level when any of the exclusive OR gates are HIGH. A change in the address is thereby detected.
The above described exclusive OR and OR logic is responsible for most of the delay in detecting the change in the input address, due to the large number of inputs which have to be ORed together. For example, for a 64kbit RAM, the total number of address bits (m+n) is 16, and for a 256k bit RAM the total number of address bits (m+n) is equal to 18. Using conventional CMOS gates, a cascaded tree of CMOS gates is re quired to provide the function of a 16 or 18 input OR gate, For example, using conventional three input CMOS OR gates, a nine-OR gate tree is necessary to OR 18 inputs. Six OR gates accept the total of 18 inputs at a first level of the tree. The outputs of each group of three gates are provided to an OR gate at a second level. Two OR gates are used in the second level to accept all six outputs from the first level. Each TDLU 92 delivers a clock pulse to the appro priate input of the CLIP OR gate 102 when an address transition is detected on its input address line 91. One TDLU is coupled to the chip select latch and one TDLU is coupled to the write enable latch (not shown). Their outputs are also inputted to CLIP OR gate 102. The basic components of the TDLU are a latch 94a-94n, whose logical state is controlled by a single input signal line 91a-91n which is connected to the address inputs of the RAM chip. The ONE and ZERO outputs of the latch, 95a-95n and 95a'-95n, respec tively, rapidly switch when a transition in the input signal 91 occurs and provides both the TRUE and COMPLEMENT function of the input signal. Identical ring segment buffers 96a-96n and 96a'-96n' are coupled to the true and complement outputs 95a-95n and 95a '-95n ' of the latches 94a-94n. As shown in FIG. 8 , ring segment buffers 96 are delay ring segment buffers with an odd number of stages to provide an inverting delay ring segment buffer (RSB-I). The design and operation of a delay ring segment buffer is described in application 5,424,980 21 Ser. No. 07/497,103. As described in this application, the delay property of the ring segment buffer is con trolled by proper choice of channel length for the P and N-channel transistors used to form the ring segment buffer inverters. The outputs of the ring segment buffers and the outputs of the latch are each connected to cas caded NAND gates 98a-98n as illustrated in FIG. 8 The address change detection system of the present invention, is simple to construct and virtually eliminates propagation delay time required to detect a change in an input voltage function, and has broad functional application for high speed computer design philosophy.
It will also be noted that the TDLU technology auto matically accommodates the demands of the MOP gate generator for temperature effects. The output 93 from the transition detection delay unit 92 is provided as an input to multiple input CLIP OR gate 102. The corresponding outputs from the other transition detection delay units are also provided as inputs to the CLIP OR gate 102. Also provided as an input to the CLIP OR gate is a chip select input 103 so that the output 85 of CLIP OR gate 102 is at logic HIGH whenever an address change is detected and the RAM chip has been selected. Timing of RAM Operation
Having now described the individual components and the detailed operation of the present invention, an overview of the memory timing will now be described in connection with the timing diagram of Accordingly, after about seven nanoseconds, a new read/write cycle may start with a new change in the input address.
The random access memory of the present invention may also be operated in a unique write mode called "burst write'. Burst write is achieved when the write enable is active, the chip select (103 , FIG. 12) is active, and the transition detection delay unit output starts the memory cycle with each detected address change and the DLI output terminates the MOP gate. This burst write cycle can be used efficiently to fully load all or a part of the total memory in minimal time and with mini mal power consumption.
From the above Description of a Preferred Embodi ment, it will be understood by those having skill in the art that the Differential Latching Inverter, memory architecture, read and write control circuit, memory operation timing control circuit and address change detection circuit may be used independently to improve the operation of conventional random access memories. However, it will also be understood by those having skill in the art that these elements may all be incorpo rated together into a unique random access memory design which exhibits high speed and low power dissi pation. For example, a computer simulation of a 128 kilobit SRAM array using these circuits and imple mented in 0.8 micron MOSFET technology exhibits a read or write cycle time of eight nanoseconds, and a power dissipation of 200 milliwatts operating at 125 mHz, at room temperature. The memory dissipates 200 microwatts when idle. This performance is unheard of in the present state of the art of SRAM design. When 0.8 micron Fermi-FET technology is employed, 200 mHz performance is readily achieved with less power.
In the drawings and specification, there have been disclosed typical preferred embodiments of the inven tion and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.
That which is claimed is:
1. A memory for accessing binary data stored therein during a read operation and for maintaining stored bi nary data therein during an idle operation, said memory comprising:
an array of memory cells, each of which is adapted for storing therein a binary digit; means for initiating a read operation; means responsive to said initiating means, for address ing a memory cell in said array; means for sensing the binary digit stored in the ad dressed memory cell; means, responsive to said sensing means, for detecting that said binary digit has been sensed; and means, responsive to said detecting means, for termi nating a read operation and for initiating an idle operation, to thereby provide a self-timing mem-5 ory;
wherein said sensing means comprises a plurality of sensing circuits, a respective one of which is adapted for sensing the binary digit stored in a respective at least one memory cell in said array; wherein said detecting means comprises means, re sponsive to said plurality of sensing circuits, for detecting that one of said sensing circuits has sensed a binary digit; and wherein each of said sensing circuits comprises a Differential Latching Inverter (DLI).
2. The memory of claim 1 wherein said means for initiating a read operation comprises address change detecting means, for initiating a read operation in re sponse to a changed address input to said memory.
3. The memory of claim 1 wherein said means for initiating a read operation comprises chip select detect ing means, for initiating a read operation in response to a chip select signal to said memory. 4 . A memory for accessing binary data stored therein during a read operation and for maintaining stored bi nary data therein during an idle operation, said memory comprising: an array of memory cells, each of which is adapted for storing therein a binary digit; means for initiating a read operation; means, responsive to said initiating means, for ad dressing a memory cell in said array; means for sensing the binary digit stored in the ad dressed memory cell; means, responsive to said sensing means, for detecting that said binary digit has been sensed; and means, responsive to said detecting means, for termi nating a read operation and for initiating an idle operation, to thereby provide a self-timing mem-40 ory;
wherein said sensing means comprises a plurality of sensing circuits, a respective one of which is adapted for sensing the binary digit stored in a respective at least one memory cell in said array; wherein said detecting means comprises means, re sponsive to said plurality of sensing circuits, for detecting that one of said sensing circuits has sensed a binary digit; and wherein said terminating means comprises means for resetting said plurality of sensing circuits. 5. A memory for accessing binary data stored therein during a read operation and for maintaining stored bi nary data therein during an idle operation, said memory comprising:
an array of memory cells, each of which is adapted for storing therein a binary digit; means for initiating a read operation; means, responsive to said initiating means, for ad dressing a memory cell in said array; means for sensing the binary digit stored in the ad dressed memory cell; means, responsive to said sensing means, for detecting that said binary digit has been sensed; and means, responsive to said detecting means, for termi nating a read operation and for initiating an idle operation, to thereby provide a self-timing mem wherein said detecting means comprises means, re sponsive to said plurality of sensing circuits, for detecting that one of said sensing circuits has sensed a binary digit; and wherein said detecting means comprises an OR gate network having a plurality of inputs, a respective input of which is connected to a respective one of said sensing circuits. 6. A Random Access Memory (RAM) for storing therein binary data during a write operation, for access ing binary data stored therein during a read operation and for maintaining stored binary data therein during an idle operation, said RAM comprising:
an array of RAM cells, each of which is adapted for storing therein a binary digit; means for initiating one of a read operation and a write operation; means, responsive to said initiating means, for ad dressing a RAM cell in said array; means for storing a binary digit in the addressed RAM cell during a write operation, and for sensing the binary digit stored in the addressed RAM cell during a read operation and during a write opera tion; means, responsive to said sensing means, for detecting that said binary digit has been sensed; and means, responsive to said detecting means, for termi nating a read operation and a write operation and for initiating an idle operation, to thereby provide a self-timing RAM; wherein said sensing means comprises a plurality of sensing circuits, a respective one of which is adapted for sensing the binary digit stored in a respective at least one RAM cell in said array; wherein said detecting means comprises means, re sponsive to said plurality of sensing circuits, for detecting that one of said sensing circuits has sensed a binary digit; and wherein each of said sensing circuits comprises a Differential Latching Inverter (DLI).
7. The RAM of claim 6 wherein said means for initiat ing one of a read operation and a write operation com prises address change detecting means, for initiating one of a read operation and a write operation in response to a changed address input to said RAM.
8. The RAM of claim 6 wherein said means for initiat ing a read operation and a write operation comprises chip select detecting means, for initiating one of a read operation and a write operation in response to a chip select signal to said RAM.
9. The RAM of claim 6 wherein said means for initiat ing one of a read operation and a write operation com prises write enable detecting means, for initiating a write operation in response to a write enable signal to said RAM.
10. A Random Access Memory (RAM) for storing therein binary data during a write operation, for access ing binary data stored therein during a read operation and for maintaining stored binary data therein during an idle operation, said RAM comprising:
an array of RAM cells, each of which is adapted for storing therein a binary digit; means for initiating one of a read operation and a write operation; 5,424,980 25 means, responsive to said initiating means, for ad dressing a RAM cell in said array; means for storing a binary digit in the addressed RAM cell during a write operation, and for sensing the binary digit stored in the addressed RAM cell during a read operation and during a write opera tion;
means, responsive to said sensing means, for detecting that said binary digit has been sensed; and means, responsive to said detecting means, for termi nating a read operation and a write operation and for initiating an idle operation, to thereby provide a self-timing RAM; 1O wherein said sensing means comprises a plurality of 15 sensing circuits, a respective one of which is adapted for sensing the binary digit stored in a respective at least one RAM cell in said array; wherein said detecting means comprises means, re sponsive to said plurality of sensing circuits, for detecting that one of said sensing circuits has sensed a binary digit; and wherein said terminating means comprises means for resetting said plurality of sensing circuits. 11. A Random Access Memory (RAM) for storing therein binary data during a write operation, for access ing binary data stored therein during a read operation and for maintaining stored binary data therein during an idle operation, said RAM comprising: an array of RAM cells, each of which is adapted for storing therein a binary digit; means for initiating one of a read operation and a write operation; means, responsive to said initiating means, for ad dressing a RAM cell in said array; means for storing a binary digit in the addressed RAM cell during a write operation, and for sensing the binary digit stored in the addressed RAM cell during a read operation and during a write opera tion;
means, responsive to said sensing means, for detecting that said binary digit has been sensed; and means, responsive to said detecting means, for termi nating a read operation and a write operation and for initiating an idle operation, to thereby provide a self-timing RAM; wherein said sensing means comprises a plurality of sensing circuits, a respective one of which is adapted for sensing the binary digit stored in a respective at least one RAM cell in said array; wherein said detecting means comprises means, re sponsive to said plurality of sensing circuits, for detecting that one of said sensing circuits has sensed a binary digit; and wherein said detecting means comprises an OR gate network having said plurality of inputs, a respec tive input of which is connected to a respective one of said sensing circuits.
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